RISC-V is a modern instruction set architecture defined by a small group of engineers and researchers from Berkeley university and MIT. Started as an educative project to learn chip design, the architecture is rapidly evolving with the support of a structured non profit foundation which aims to keep RISC-V open and delivering advanced features. Even if implementations are still very rares, interest is growing up in a world where server market is dominated by a single chip vendor (Intel), and where ARM is struggling to deliver and apply a business model which is not adapted to Open Hardware. First linux kernel implementations are on there way, ISA simulators are running and even able to boot linux. Our believing is that it might be interesting for you to keep an eye on this new architecture, and why not joining the community ?
- When OCP gear meet state of the art colocation datacenter in Europe
- How Open Hardware will rule the world and change the way you experience it.
- Running lightning full flash storage with OCP recertified servers
- Why the industry didn’t needed Open19
- Horizon configurator v2, the easiest way to consume IT Open Hardware !
- Emine Ozer Turkay on Need to know – Power 8 Barreleye OCP systems from Rackspace are becoming alive
- Joe Julian on Call for testers !
- Bernard Monnier on Horizon computing solution to join #TIP, #MWC16
- A new #RuggedPOD is coming up ! | Rugged POD on A new #RuggedPOD is coming up
- vejmarie on Does Outdoor Computing could be part of Exascale ?